Thermal management of flip chip style integrated circuits often relies on thermal conduction through the ceramic package and high lead solder grid array leads into the printed wiring board as the primary path for heat removal. Thermal analysis of this package configuration requires accurate characterization of the sometimes geometrically complex package-to-board interface.
Introduction
Thermal management of flip chip (F/C) or it's acronym, C4 (Controlled Collapse Chip Connection) integrated circuits in high reliability aerospace systems often relies on thermal conduction through the microelectronic package substrate and leads into the printed wiring board (PWB) as the primary path for heat dissipation (refer Figure 1) . Thermal analysis of this high-reliability alumina ceramic package style requires accurate characterization of the chip-to-package (i.e. C4) and package-to-board (i.e. C5 or Controlled Collapse Chip Connection Carrier) interfaces. For flipped Silicon die attached to a 32 mm square column grid array leaded package; these interfaces are geometrically complex and difficult to model thermally from an overall package level perspective. Numerical simulations using a commercially available finite element software code [1] have been performed for steady-state thermal conduction; comparing the Six Sigma (henceforth 6σ) copper helix reinforced column grid array (CGA) versus the conventional IBM high lead style interconnect. Both CGA interconnects are shown, substrate down, in Figure 2 prior to PWB assembly.
The latter interconnect style has been available via licensing from IBM for over 15 years. The former is owned by Winslow Automation, which acquired the rights in 1996 to the original 1987 Raychem corporation patent [3] .
More information on product utility/application can be found at the manufacture's websites and referenced literature [4~5] . For comparison in this paper, both interconnects adhere to industry standard geometry for high-density CGA applications. That is, 1.0/1.27 mm CGA pitch, 0.5 mm column diameter, and a substrate-to-PWB standoff height of 2.2 mm. Why this interconnect style is favored over other types (e.g. ball grid array) for large area packages is beyond the scope of this paper. But suffice to say, the primary reason is mitigation of the thermal expansion mismatch between the low expansion alumina substrate and the high expansion PWB [6~7].
Sub/Global Model Methodology
Detailed finite element (FE) models, also known as sub-models, can be used to numerically derive the effective thermal conductivity of these complicated interfaces. Once an effective thermal conductivity value is found, the entire interconnect array can be represented as a fictitious cuboid layer of equal height.
This can then be incorporated into a geometrically simpler global model yielding package level ThetaJB (junction-to-board or ΘJB) metrics. A methodology such as this is more robust and faster than the traditional discrete thermal modeling approach when used to compare various package thermal tradeoffs. In contrast, the discrete approach presumes all interconnect geometry is modeled "in detail" as part of the package level thermal model. This methodology captures the correct thermal path but lacks design iteration robustness and can be very time consuming during FE model creation. The submodeling approach seeks to overcome these limitations. This concept is shown schematically in Figure 3 . Note, the implied simplicity if the interconnects can be represented as cuboid layers.
Historically, the technique was first published by Johnson, et al. [8] [9] , and later expanded to include organic substrate packages by others [10] . The technique has been shown to provide close agreement with experimental measurements. 
Methodology Summary:
Step 1: Construct unit pitch-area FE models of C4 and C5 interconnect geometries with all relevant detail included. Model symmetry may be exploited to reduce computational expense. Then proceed to determine the effective through plane thermal conductivity (i.e. k eff  kz ) of interconnect if represented by a fictitious solid volume layer of equal height (i.e. cuboid).
Step 2: Construct package/global level model with cuboid representation of the C4/C5 interconnect geometry. Cuboid effective thermal conductivity is assigned based on step 1 results. Interconnect inplane thermal spreading effects are minimized by setting k x = k y (transversely isotropic) to be either polymer underfill thermal conductivity for C4 or still air for C5 cuboid. This ensures only 1D heat transfer through the interconnect layer. Global model can now be solved for ΘJB with a given power density, which for illustrative simplicity, was uniform over the die face. 
Thermal Property Characterization
Past experience has shown that in order to quantitatively predict effective thermal conductivity, the analysis must incorporate accurate thermophysical properties. In the present study, temperature dependent thermal conductivities were used for most of the materials. The source of these properties included Thermophysical Property Research Lab [11] (now CINDAS [12] ), reliable vendor measurements, and Kyocera laser flash thermal diffusivity measured data (refer Table 1 ).
The co-fired tungsten metallization and electroless nickel-plating layers are more problematic to measure experimentally; their thermal conductivities were calculated using measured electrical resistivity and the Wiedemann-Franz relation.
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This theoretical approach allows "electron only" metallic conductor thermal conductivity to be estimated from an experimentally easier electrical resistivity measurement via four-point probe Kelvin technique. Of course, the co-fired ceramic conductor is actually in the intermediate regime where both electron and phonon (lattice vibration) conduction contribute.
( 2 )
The latter is typically a small contribution of the total, and affords the theoretical foundations upon which metals and insulators differ in thermal conductivity.
Thus, it is assumed the values represented are considered conservative. The macroscale theoretical thermal conductivity of the IC (micron level) layers can be found in an earlier paper on the topic [13] . where: k = thermal conductivity (W/m-K)
The sub-modeling approach captured a high level of geometrical fidelity in the 6σ interconnect as shown below in Figure 5 . The approximated shape of the eutectic solder fillet embrace was obtained from micrographs and relevant IBM design guideline recommendations [5] . Also included was the 0.7 mm diameter non-solder mask defined (NSMD) via-in-pad geometry shown in figure 5. Other PWB attachment configurations, such as the more thermally constrictive dogbone-style pad, are also in widespread use. Geometric details on the later can be found in reference [5] . The FE model was meshed with linear tetrahedral elements and is shown in Figure 6 . Geometrically thin features were modeled with linear hexagonal elements and then tied together with surface-to-surface contact elements. Solution time for this scalar field problem was less than thirty minutes on a 64-bit workstation.
Fig. 6: 6 Finite Element Sub-Model.
For completeness, Figure 7 illustrates the conventional CGA finite element sub-model used in the comparison. As shown, octant symmetry was exploited to reduce computational expense. Hence, for a prescribed and somewhat arbitrary T, the FE sub-model is used to obtain the summed heat flow rate z q  (Watt/sec) from bottom nodes. Equation 4 can then be used to solve for the effective thermal conductivity assuming a unit pitch-area or a more technically rigorous and computationally intensive cylindrical approximation. For brevity, only the former will be discussed in this paper. Those calculation details are shown graphically in Figure 8 . Additionally, all measured/calculated thermal conductivity values used for both sub-models types are summarized in Table 2 . As expected, the 6 interconnect has a more advantageous thermal conductivity due to the copper helix when compared against the conventional IBM style. The quantitative percent increase is 75% and 72% for both the 1 mm and 1.27 mm pitch interconnects respectively (refer Table 3 ). Although not expanded here, it should be appreciated that a temperature dependent keff equation would also be obtained such that high die power cases and/or elevated environmental conditions could also be considered. 
Package Level ThetaJB Results
With the C4/C5 effective thermal conductivity values determined, our attention is now directed to the overall package level thermal resistance determination. In that regard, Table 4 details the ThetaJB results for the two package level scenarios considered. While figure 10 illustrates the package level temperature contour plot for the IBM case. As expected, ThetaJB is strongly dependent on the C5 thermal resistance, assuming an "idealized" 25˚C infinite sink PWB boundary condition. Although not mentioned previously, the F/C die configuration affords an additional thermal path through the backside of the die (primary path in PC apps). In the present analysis, the die backside surface was taken as adiabatic, which is understandable in terms of weight savings for most aerospace applications. If a numerical/FE software program is not readily available to calculate the package level ThetaJB metric; the previously derived sub-model k eff values can still be of utility if used in conjunction with a closed-form thermal spreading resistance equation. In order to contrast this approximation with the previously described FE numerical approach it shall be referred to as the "analytical approach". A popular extension of the original Kennedy derived spreading resistance expression [14] , easily implemented in a spreadsheet is the so-called SLA equation [15] [16] .
Authors, Song and Lee, demonstrated that for most microelectronic "one spreading layer" examples considered, the errors are small and typically less than 5%. Their approximate closed-form analytical solution is presented as Equation 5. All other series summation thermal resistance terms required for ThetaJB are the conventional 1D approximations, less the C5 cuboid layer discussed later. Noteworthy is the electronics industry convention to use the capital Greek letter theta "" instead of the thermal sciences preferred capital letter "R" for thermal resistance notation. The latter style is adopted here for consistency with the published references.
( 5 )
In order to demonstrate the utility of Equation 5, the calculated package level thermal resistance was compared with the FE model predicted in Table 4 . As noted earlier, a major difficulty encountered with the analytical ThetaJB approach is determination of the appropriate 1D area to use with the C5 layer. Thermal spreading from the die to substrate has already been captured in equation five. A useful and pragmatic approximation under isothermal PWB conditions and low substrate thermal conductivity is to assume the interconnect area conducting heat is 1.5X the longest die length squared. In order to place the afore mentioned supposition on a theoretically more rigorous footing, the Ab term in equation five can used to bound the upper limit. The solution of which will provide a data set with the trivial result of zero spreading at As = Ab and asymptotic at Ab ≥ 30 mm. Intuitively, this behavior is just a restatement of the premise that thermal spreading (i. 
Conclusions
The effective thermal conductivity of Six Sigma's copper reinforced interconnect was found to be approximately 75% higher versus the equivalent IBM high lead CGA via finite element modeling. This improvement translated into approximately a 30% lower junction-to-board or ΘJB thermal resistance in a large substrate/die aspect ratio microelectronic ceramic package. A closed-form thermal-spreading resistance solution methodology for calculating ΘJB was also discussed in lieu of a numerical methodology. Caution was warranted with this approach, as calculation errors can be large.
